We have studied effects of additive elements into the channel layers of amorphous IGZO TFTs on threshold voltage shift issues under light illumination stress condition. By addition of Hf or Si element, the V th shift under light illumination and negative bias-temperature stress and illumination stress conditions was drastically suppressed while the switching operation of TFTs using IGZO with Mn or Cu was not observed. It was found that the addition of Si or Hf element into the IGZO channel layer leads to reducing the hole trap sites formed at or near the gate insulator/IGZO channel interface.
Introduction
Amorphous oxide semiconductors (AOSs) such as a-IGZO [1] - [3] , a-IZO [4] and a-ZTO [5] are promising materials for thin film transistors (TFTs) in flat-panel displays (FPDs) because AOS films have larger channel mobility above 10 cm 2 /Vs, a simpler deposition process, and a better uniformity over large area in comparison with conventional amorphous and polycrystalline Si films. For practical applications, however, the reliability and the stability issues of AOS-TFTs, such as the threshold-voltage (V th ) shifts which are occasionally observed under various stress condition during the TFT operation [6] , [7] , need to be further solved. In particular, the stability under the light-illumination and negative bias-temperature stress (LNBTS) is one of the critical issues because the negative bias is mostly applied to AOS TFTs that are always illuminated by the leaked back light of LCD display [8] .
Generally, V th shifts are caused by the accumulation of carriers in a bulk and/or at the interface between the AOS and the adjacent gate insulator layers under the stresses [9] . In the case of LNBTS, it is proposed that the reason of the instability is due to holes which are excited by the light illumination and trapped at the interface between the AOS and the gate insulator layers [10] . On the other hand, it is known that there are deep defect states called sub-gap states near the valence band maximum (VBM) [11] . These sub-gap states might be the origin site of hole capture under LNBTS condition.
Several researchers have attempted to improve TFT stability under various stress conditions by optimization of the AOS film deposition and TFT fabrication conditions. [12] . Furthermore, it is reported that the material selection and the deposition process optimization of gate insulator and passivation layers are effective to suppress the V th shift under various bias stresses [6] , [7] , [13] , [14] .
In this study, we have investigated the effects of additive elements into a-IGZO channel layers on V th shift issue under LNBTS condition in TFTs. It is expected that the addition of elements results in the improvement of electronic structure of the bulk and the gate interface region of IGZO channel layers on the V th shift issue.
Experimental
In the present study, a-IGZO TFTs with a bottom gate structure were fabricated to investigate the effect of additive X element, which contained either Cu, Hf, Mn or Si into IGZO channel layer (i.e. IGZO+X), on TFT characteristics. Figure 1 schematically shows the cross sectional view of a-IGZO TFT. The TFTs were fabricated on n-type Si substrates covered with a 200-nm thick, thermally grown SiO 2 layer as a gate insulator. The IGZO or IGZO+X (X = Cu, Hf, Mn, or Si) channel layer (thickness: 100 nm) were deposited on SiO 2 by RF magnetron sputtering using each single sputtering target. In some experiments, double-layered channel with IGZO+Si (5 nm) as the bottom layer and IGZO (95 nm) as the top layer on SiO 2 gate insulator were deposited to clarify the effect of additive element at whole channel layer (bulk) or gate interface. After the patterning of the IGZO channel layer, the specimens were annealed at 350
• C for 1 h in O 2 atmosphere. The source/drain electrodes (Ti) with a 100-nm thickness were then deposited by DC sputtering, and patterned by lift-off process. Finally, a stacked layer of SiN x (top)/SiO x (bottom) was deposited by PE-CVD at 150
• C as a passivation layer. The channel The TFT characteristics were measured using a semiconductor parameter analyzer (Keithley 4200) under dark and illuminated conditions. The drain voltage was fixed at 10 V during the measurements. First, we investigate I d − V g characteristics of IGZO+X (X = Cu, Hf, Mn, or Si) TFTs at room temperature under dark condition, and field effect mobility (µ FE ), threshold voltage (V th ) and sub-threshold swing (SS) are calculated by their I d − V g characteristics. Then, the I d − V g characteristics of IGZO, IGZO+Si, and IGZO+Hf TFTs under LNBTS condition were also measured. In the LNBTS test, the illuminated condition with a wavelength of 400 nm and maximum power density 0.1 µW/cm 2 was set, while the negative bias stress was fixed at −20 V (V d = 10 V). The temperature applied for thermal stress was 60
• C and these condition was kept up to 3600 s. The I d − V g characteristics were measured at 10, 100, 1000, and 3600 s.
In addition, the I d − V g characteristics of IGZO and IGZO+Si TFTs under light illumination and hightemperature conditions (LT) were measured to clarify the difference from the I d − V g under LNBTS condition. The same wavelength as LNBTS and the power density of 6.6 µW/cm 2 were used. For LT test, the I d − V g characteristics of IGZO and IGZO+Si TFTs were evaluated and compared in dark and LT conditions. The I d − V g hysteresis from V g = −30 V to 30 V (forward sweep) and V g = 30 V to −30 V (reverse sweep) were measured under both dark and LT conditions at 60
• C that is the same temperature for LNBTS. The drain voltage was also fixed at 10 V. Figure 3 shows the dependence of µ FE on Hf or Si content into IGZO channel layer in the TFT. It is seen that the values of µ FE decreased with increasing the amount of additive elements (Hf or Si) into the channel layer. It considers that Hf or Si element addition into IGZO channel layer are detrimental to the electron mobility as electrons are scattered by Hf or Si element. Therefore, addition amount of Hf or Si element should be limited to be below a few atomic percent not to reduce the µ FE in the TFTs. On the other hand, the TFT containing 1 at.% Mn or Cu did not show the switching operation. In the case of Cu and Mn addition, the resistivity of the films drastically increased. It is speculated that the donar was compensated by the gap states, probably accepter-like, formed by Cu or Mn incorporated in the film.
Results and Discussion

TFT Characteristics of IGZO+X
Light and Negative Bias Stress of IGZO TFTs
We also investigated the stability of reference IGZO, Figure 5 shows the time dependence of the V th shift (ΔV th ) from the 0 (first sweep) to 3600 s in IGZO, IGZO+Hf, and IGZO+Si. The ΔV th was as low as 0.6 V in IGZO+Hf, and ΔV th was saturated at 3600 s, as well as the stability of V th under LNBTS condition was improved by Hf or Si element addition into IGZO channel layer.
As described above, additive elements of Hf or Si suppressed the V th shift under LNBTS condition. It considers that these elements have the effect of reduction of hole trap sites considering the V th shift under LNBTS condition was reported to be due to the holes trapped at the interface between the gate insulator and the channel layer [10] . 
TFT Characteristics of IGZO under the Light Illumination
In order to investigate the effect of reduction of hole trap sites in IGZO+Si TFT, we measured I d − V g characteristics in LT condition. Especially, in LT condition, we used the higher illumination power density than that in LNBTS condition to evaluate the hole trap phenomena during one V g sweep. Figures 6 and 7 show the I d − V g characteristics in IGZO and IGZO+Si TFTs under dark and LT conditions. In the dark condition, the difference of V th in forward and reverse sweeps is 1.0 V. In the LT condition, the difference of V th increased to 3.8 V because the change of I d − V g characteristics was seen during forward V g sweep. The changes of V th and SS in appearance under LT condition during forward V g sweep could be explained that it is due to the holes which are excited by light illumination and trapped at the interface between the gate insulator and the channel layers [15] , as shown in Fig. 8(a) . Electron-hole pairs are continuously excited by the light illumination with the energy more than the band gap of IGZO (around 3.2 eV). In the beginning of the forward V g sweep, higher negative bias V g such as LNBTS condition is applied at the interface. This leads to the trap of the holes at the interface, as well as electrons are swept along the electrical field. On the other hand, in the case of reverse V g sweep, V th shift could not occur because the holes trapped at the interface during forward V g sweep were swept due to the higher positive V g bias as shown in Fig. 8(b) . Therefore, neither V th nor the degradation of SS occurs in reverse V g sweep.
Thus, in the I d −V g characteristics of IGZO+Si TFT under LNBTS and LT conditions as shown in Figs. 4(b) and 7 , it was found that Si element addition into IGZO channel layer is really effective to reduce the hole trap sites at the interface between gate insulator and channel layers. On the other hand, as shown in Fig. 3 , adding Si element into IGZO channel layer itself leads to reduction of µ FE . As the results, the effect of the reduction of hole trap sites might be larger than the reduction of µ FE if the amount of Si addition is limited to be below a few atomic percent. Actually, we investigated the band tail states (i.e. Urbach tail energy estimated from optical absorption spectra) of IGZO and IGZO+Si layers. The optical bandgap and Urbach energy in IGZO and IGZO+Si layer were 3.22 eV, 3.25 eV, and 0.15 eV, 0.16 eV, respectively. It was found that the tail energy state (Urbach energy) of IGZO+Si layer is slightly increasing compared with IGZO layer. 
Double-Layered Channel of IGZO and IGZO+Si Films
As mentioned above, Si element addition into IGZO channel layer reduces the hole trap sites at the gate insulator interface while the µ FE is decreased. In order to confirm these models, we used the double-layered channel consisting of IGZO (top)/IGZO+Si (bottom) in TFT. Figure 9 shows the I d − V g characteristics of double-layered channel of IGZO (95 nm)/IGZO+Si (5 nm) in TFT under LNBTS condition. The mobility, V th and SS of the TFT were 13.8 cm 2 /Vs, 3.0 V, and 0.51 V/decade, respectively. In the LNBTS stress measurement as shown in Fig. 10 , the V th shift (−1.0 V) observed in LNBTS condition is also small compared with IGZO+Si single layer (see Fig. 5 ). It is considered that Si element addition into IGZO channel has mainly the effect of the reduction of the hole trap sites at the interface of gate insulator and channel layers rather than bulk in IGZO channel. Furthermore, the µ FE is almost same as that of single-layered IGZO as shown in Table 1 . Finally, by using double-layered structure consisting of IGZO/IGZO+Si films, we found that both the suppression of V th shift and keeping high µ FE could be achieved.
XPS Spectra
It is well known that these instabilities are related to oxygen vacancy in IGZO film and at the interface between gate insulator and channel layers, and that high density deep states have been reported by several researches [11] , [16] . It is expected that Si doped into IGZO channel layer forms Si-O bond in its IGZO layer. Therefore, IGZO+Si layer might affect to reduce the defects caused by oxygen vacancy because binding energy of Si-O is higher than that of In-O, Zn-O, or Ga-O. Hf-O bond is also high as well as Si-O, Hf element addition into IGZO channel has the same effect compared with Si under LNBTS condition as shown in Fig. 5 . Here, the binding energies of IGZO and IGZO+Si layers were analyzed by X-ray Photoelectron Spectroscopy (XPS). • C annealing, respectively. In 3d, Zn 2p and Ga 2p peaks hardly changed between IGZO and IGZO+Si layers. On the other hand, the peak position of O 1 s was moved slightly from 530.2 eV to 530.3 eV. It was clear that the binding energy of O 1 s is shifted to higher binding energy by Si addition. This indicates that slight peak shift was caused by an increase of Si-O bond with higher binding energy. As Si element addition into IGZO channel layer is really effective to reduce the hole trap sites at the interface between gate insulator and channel layers, it is thought that strong Si-O bonds might reduce the carrier trap sites (defects) at gate insulator interface region including interface and adjacent interface of IGZO+Si layer.
Conclusion
We have investigated the effects of additive elements, Hf, Si, Cu, and Mn, into IGZO channel layer on TFT characteristics. IGZO+Hf and IGZO+Si TFTs showed a good I d − V g characteristics while the values of µ FE remained more than 10 cm 2 /Vs for IGZO+Hf and the IGZO+Si TFTs, comparable to that of the IGZO TFT.
We also investigated the stability of I d − V g characteristics under dark, LT and LNBTS conditions. It was found that the addition of Hf or Si element into IGZO channel layer suppresses to change V th under LT and LNBTS conditions. This indicates that the Si or Hf addition can reduce the hole trap sites at interface between the gate insulator and the channel layers.
